

**OPTIMIZATION OF INDUCTOR-BASED DICKSON CHARGE PUMP
FOR LOW-POWER APPLICATIONS**

A project report submitted to

Jawaharlal Nehru Technological University Kakinada, in the partial

Fulfilment for the Award of Degree of

BACHELOR OF TECHNOLOGY

IN

ELECTRONICS AND COMMUNICATION ENGINEERING


Submitted by

ATLURI BHARGAV RAM	21491A0455
SHAIK KALESHA GARI AMEER BASHA	21491A04K8
PODILI LAVANYA	21491A04K6
GOLLU TIRUMALA TEJA	21491A0429
KATARU RAMESH BABU	21491A04C4
PUTCHALAPALLI VENKATA SIVA	21491A0424

Under the esteemed guidance of

Mr. D .Chaitanya , M Tech

Assistant Professor



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

QIS COLLEGE OF ENGINEERING AND TECHNOLOGY

(AUTONOMOUS)

An ISO 9001:2015 Certified institution, approved by AICTE & Reaccredited by NBA, NAAC 'A+' Grade

(Affiliated to Jawaharlal Nehru Technological University, Kakinada)

VENGAMUKKAPALEM, ONGOLE – 523 272, A.P

April, 2025

QIS COLLEGE OF ENGINEERING AND TECHNOLOGY

(AUTONOMOUS)

An ISO 9001:2015 Certified institution, approved by AICTE & Reaccredited by NBA, NAAC 'A+' Grade
(Affiliated to Jawaharlal Nehru Technological University, Kakinada)

VENGAMUKKAPALEM, ONGOLE: -523272, A.P

April, 2025



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CERTIFICATE

This is to certify that the technical report entitled “**Optimization of Inductor-Based Dickson Charge Pump for Low-Power Application**” is a Bonafide work of the following final B Tech students in the partial fulfillment of the requirement for the award of the degree of bachelor of technology in **ELECTRONICS AND COMMUNICATION ENGINEERING** for the academic year 2024-2025.

ATLURI BHARGAV RAM	21491A0455
SHAIK KALESHA GARI AMEER BASHA	21491A04K8
PODILI LAVANYA	21491A04K6
GOLLU TIRUMALA TEJA	21491A0429
KATARU RAMESH BABU	21491A04C4
PUTCHALAPALLI VENKATA SIVA	21491A0424

Signature of the guide

Mr. D. Chaitanya, M. Tech

Assistant Professor

Signature of Head of Department

Dr. CH. Hima Bindu, M. Tech, Ph. D

HOD, Professor in ECE

Signature of External Examiner

ACKNOWLEDGEMENT

We thank the almighty for giving us the courage and perseverance in completing the project. It is an acknowledgement for all those people for all those people who have given us their heartfelt cooperation in making in making the major project a grand success.

We would like to place on record our deep sense of gratitude to the Honorable Executive Chairman **Dr. N.S. Kalyan Chakravarthy**, Honorable Executive Vice Chairman **Dr. N. Sri Gayatri Devi** and Principal **Dr. Y.V. Hanumanth Rao** for providing the necessary facilities to carry out the project work.

We express our gratitude to the Head of the Department of **ECE, Dr. CH. Hima Bindu**, Project Guide **Mr. D. Chaitanya** and **Department faculty** for their valuable suggestions, guidance, and cooperation throughout the project

We would like to express our thankfulness to **CSCDE & DPSR** for their constant motivation and valuable help throughout the project.

Finally, we would like to thank our Parents, Family and Friends for their cooperation in completing this project.

Submitted by

ATLURI BHARGAV RAM	21491A0455
SHAIK KALESHA GARI AMEER BASHA	21491A04K8
PODILI LAVANYA	21491A04K6
GOLLU TIRUMALA TEJA	21491A0429
KATARU RAMESH BABU	21491A04C4
PUTCHALAPALLI VENKATA SIVA	21491A0424

TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
1	INTRODUCTION	1-14
	1.1 INTRODUCTION	1-3
	1.2 TRADITIONAL DCP	3-5
	1.3 OBJECTIVE	5-7
	1.4 MOTIVATION	7-9
	1.5 PROBLEM STATEMENT	9-10
	1.6 CHALLENGES OF IDCP	11-12
	1.7 SCOPE OF THE PROJECT	13-14
2	LITERATURE SURVEY	15-19
	2.1 LITERATURE SURVEY	15
3	DICKSON CHARGE PUMP	22-25
	3.1 EXPLANATION OF DCP	22-23
	3.1 SCHEMATIC OVERVIEW	24
	3.2 DRAWBACKS	25

4	PROPOSED WORK AND ANALYSIS	26-39
	4.1 PROPOSED WORK	27-29
	4.2 WORKING	30-31
	4.3 IMPROVEMENTS	31-32
	4.4 ANALYSIS	32-35
	4.5 APPLICATION	35-36
	4.6 ADVANTAGES	36-37
	4.7 TECHNICAL FISIBILITY	37-39
5	RESULT AND DISCUSSION	40-45
6	CONCLUSION	46
7	FUTURE SCOPE OF WORK	47-48
8	REFERENCES	49-51

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
1	Parameters for Up and DOWN Switches	23
2	Final Values For Optimization For Inductor-Based Dickson Charge Pump For Low Power Applications	43

LIST OF FIGURES

FIGURE NO	TITLE	PAGE NO
1	SCHEMATIC DIAGRAM OF DICKSON CHARGE PUMP	3
2	BASIC DIODE DICKSON CHARGE PUMP	21
3	SCHEMATIC OF DIODE BASE DICKSON CHARGE PUMP BY USING 90NM CMOS TECHNOLOGY	22
4	SYMBOL OF DIODE BASE DICKSON CHARGE PUMP BY USING 90NM CMOS TECHNOLOGY	23
5	SCHEMATIC OF OPTIMIZATION OF INDUCTOR BASED DICKSON CHARGE PUMP FOR LOW POWER APPLICATION	28
6	SYMBOL OF OPTIMIZATION OF INDUCTOR BASED DICKSON CHARGE PUMP FOR LOW POWER APPLICATION	29
7	TRANSIENT RESPONSE	42
8	TRANSIENT RESPONSE OF POWER WAVE FORM	44
9	RIPPLE VOLTAGE FROM OPTIMIZATION OF INDUCTOR BASED DICKSON CHARGE PUMP FOR LOW POWER APPLICATION	44

ABSTRACT

Inductor-based Dickson charge pumps (IDCPs) have emerged as a promising solution for efficient voltage boosting in low-power applications, including energy harvesting, IoT devices, and biomedical sensors. However, conventional IDCP designs suffer from power losses due to switching inefficiencies, parasitic effects, and inductor non-idealities. Key enhancements include the integration of advanced switching techniques, reduced inductor resistance, and improved charge transfer mechanisms. Simulation and experimental results demonstrate significant improvements in power efficiency, ripple reduction, and output stability compared to traditional designs.

By incorporating a five-stage Dickson charge pump with an inductor, the design achieves an output voltage of 8.76 V under a 20 Ω resistive load and a 50 MHz external frequency. The use of an inductor in series and a parallel capacitive structure helps reduce voltage drops at the output capacitor, which serves as an energy storage element. A detailed analysis of the charge pump's performance is conducted, considering factors such as inductor quality, switching frequency, and output voltage. The optimization follows a multi-objective approach, balancing efficiency, power consumption, and output voltage ripple.

Furthermore, extensive simulations using the 90nm Cadence Virtuoso tool demonstrate that the proposed charge pump design significantly enhances the performance of a PLL. A notable phase noise reduction of up to 10 dB leads to improved signal quality and reduced jitter, which is essential for high-performance communication systems. Additionally, the charge pump design reduces PLL locking time by 30%, enabling faster synchronization to desired frequencies, an important feature for high-speed applications such as data converters and real-time signal processing. The compact implementation, occupying only 0.12mm², ensures seamless integration into space-constrained circuits, making it highly suitable for modern electronic devices and integrated communication systems.

Keywords: Dickson charge pump, lower power design, voltage conversion, switched-capacitor converter.

1.INTRODUCTION

1.1 Introduction:

Phase-locked loops (PLLs) are integral to modern communication systems, offering essential stability and accuracy for signal synchronization. A key component within PLLs is the charge pump (CP), which directly influences their performance and stability. To enhance PLL performance, reducing phase noise and improving locking time are critical objectives. This paper presents an innovative charge pump design that incorporates a current-mode topology, dynamic biasing, and an optimized compensation network. These features reduce noise, improve current matching, and mitigate process variation effects. The design, implemented in a 90nm CMOS process, significantly improves PLL stability, reducing phase noise by up to 10 dB and accelerating locking time by 30%. With a compact area of 0.12mm², this advanced charge pump is suitable for high-performance applications in wireless communication systems and high-frequency devices. Charge pumps are widely used in power management circuits to generate higher voltages from low supply voltages without requiring bulky transformers. Among various charge pump topologies, the Dickson charge pump (DCP) has gained significant attention due to its simple structure and high efficiency. However, conventional capacitor-based Dickson charge pumps suffer from limitations such as high conduction losses, reduced voltage conversion efficiency, and increased output ripple, especially in low-power applications. To address these challenges, inductor-based Dickson charge pumps (IDCPs) have been proposed as an alternative. By leveraging inductive energy storage and efficient charge transfer mechanisms, IDCPs offer improved power efficiency, reduced voltage drop, and better performance in lowpower environment.

Despite these advantages, optimizing IDCPs remains a critical challenge due to losses associated with inductor resistance, switching inefficiencies, and parasitic effects. This paper focuses on the optimization of inductor-based Dickson charge pumps for low power applications. Key design considerations include minimizing power losses, enhancing charge transfer efficiency, and reducing ripple voltage while maintaining compact circuit implementation. The proposed optimization techniques are evaluated through simulations and experimental validation, demonstrating their effectiveness in achieving high efficiency and stable output voltage for applications such as energy harvesting, biomedical devices, and IoT systems. Here's an introduction for the optimization of an

inductor-based Dickson charge pump for low-power applications the increasing demand for low-power electronic devices has driven the need for efficient and compact power management systems. Charge pumps are widely used in various applications, such as wireless sensor nodes, implantable medical devices, and IoT devices, due to their ability to provide a high output voltage from a low input voltage. The Dickson charge pump is a popular topology used in many applications due to its simplicity and high voltage gain. However, traditional Dickson charge pumps suffer from low efficiency and high-power consumption, making them unsuitable for low-power applications. Recent advancements in inductor-based charge pump designs have shown promising results in improving efficiency and reducing power consumption. Inductor-based charge pumps utilize an inductor to store energy and transfer it to the output, resulting in higher efficiency and lower power loss. This paper focuses on the optimization of an inductor-based Dickson charge pump for low-power applications. The goal is to design a charge pump that achieves high efficiency, low power consumption, and compact size, making it suitable for low-power electronic devices. The optimization process involves a comprehensive analysis of the charge pump's performance, taking into account the effects of inductor quality factor, switching frequency, and output voltage. A multi-objective optimization approach is employed to simultaneously optimize the charge pump efficiency, power consumption, and output voltage ripple. The world of electronics is increasingly dominated by mobile applications like laptops and cell phones. In these applications, decreasing power consumption is crucial for integrated circuits. However, parallel circuit operation increases the demand for higher throughput, which puts pressure on clock rates and active current consumption. Charge pumps utilize switching devices to manage voltage connections to capacitors. Current circuits such as SRAM, I/O systems, and other computer components use low power supply. Embedded systems often include high-density flash drives on the same chip. Non-volatile memories and electrically erasable PROMs require higher voltages (approximately 4-7V) for writing and removing actions. Dickson design-based capacitive load pumps are commonly used to increase input on-chip voltage.

Understanding Dickson charge pump in PLLs

A Dickson charge pump is a type of charge pump circuit that is commonly used in electronic devices, particularly in phase-locked loops (PLLs) and other applications where a high voltage gain is required

A Dickson charge pump is a switched-capacitor circuit that uses a series of diodes and capacitors to generate a high output voltage from a low input voltage. The circuit operates by transferring charge from the input voltage to the output voltage through a series of switching actions.

- **Diodes:** The Dickson charge pump uses a series of diodes to rectify the input voltage and generate a unipolar output voltage.
- **Capacitors:** The circuit uses a series of capacitors to store and transfer charge between the input and output voltages.
- **Switches:** The Dickson charge pump uses a series of switches to control the flow of charge between the input and output voltages.

1.2 Traditional Dickson charge pump Architectures




Fig1: Schematic Diagram of Dickson charge pump

The traditional Dickson charge pump represents, a type of voltage multiplier that converts a lower DC voltage into a higher one using capacitors and diode-connected transistors.

Operation of the Dickson Charge Pump:

Clock Signals (Clk1 & Clk2)

Two non-overlapping clock signals drive the circuit, alternating in phase to facilitate charge transfer. These signals control the charging and discharging cycles of the capacitors.

Capacitor Charging and Charge Transfer

When Clk1 is high, capacitor C1 gets charged through MD1, raising the potential of the next stage. On the next clock cycle, Clk2 turns high, transferring the charge to C2 through MD2, increasing its voltage.

This sequential process continues through MD3, MD4, and MD5, with each stage boosting the voltage.

Voltage Multiplication

Each capacitor adds a voltage increment, ideally equal to the peak-to-peak clock voltage.

The final output at I_{out} is higher than the input V_{dd} by approximately the sum of the incremental voltage boosts across the stages.

Filtering & Output Stability

The capacitor C_f at the output acts as a smoothing capacitor, helping to stabilize the output voltage and reduce ripples.

Dickson Charge Pump Basics:

- **Functionality:** The Dickson charge pump is a type of charge pump used in PLLs to generate a control voltage (CTRL) that drives the Voltage-Controlled Oscillator (VCO).
- **Topology:** The Dickson charge pump consists of a series of diodes and capacitors connected in a specific configuration.
- **Operation:** The charge pump operates by pumping charge from the input voltage to the output voltage, generating a control voltage that is proportional to the phase error.

Dickson Charge Pump in PLLs:

1. **Phase Detector:** The phase detector generates an error signal (Up/Down) based on the phase difference between the reference clock and the feedback clock.
2. **Charge Pump:** The Dickson charge pump converts the error signal into a control voltage (CTRL) that drives the VCO.
3. **VCO:** The VCO generates an output clock frequency based on the control voltage (CTRL).
4. **Loop Filter:** The loop filter filters the control voltage (CTRL) to remove high frequency noise and stabilize the PLL.

Advantages of Dickson Charge Pump:

- **High Gain:** The Dickson charge pump provides high gain, which enables the PLL to achieve fast locking times.
- **Low Power Consumption:** The Dickson charge pump consumes low power, making it suitable for battery-powered devices.
- **Simple Implementation:** The Dickson charge pump has a simple implementation, which reduces the complexity of the PLL design.

Optimization Techniques:

Inductor-Based Design: Using an inductor-based design can improve the charge pump's efficiency and reduce power consumption.

switched-Capacitor Design: Using a switched-capacitor design can improve the charge pump's linearity and reduce current mismatch.

Traditional Dickson charge pump Architectures:

The traditional Dickson charge pump architecture is a cornerstone of voltage boosting circuits, particularly in low-power PLLs. Over the years, CMOS integration and regulation techniques have significantly enhanced its performance, making it an essential component in frequency synthesis, RF communication, and high-speed digital applications.

1. **CMOS-Based Dickson Charge Pump:** Replaces diodes with MOSFETs for lower voltage drops. Threshold cancellation techniques improve efficiency. Used in low voltage PLLs to boost tuning voltage for VCOs.
2. **Regulated Dickson Charge Pump:** Feedback regulation stabilizes output voltage. Reduces ripple and charge sharing effects, improving PLL phase noise. More suitable for high-performance PLLs in RF applications.
3. **Dual-Phase Dickson Charge Pump:** Uses two-phase clocking to enhance charge transfer efficiency. Improves power conversion efficiency in battery-powered PLLs.

Role of Dickson Charge Pump in PLLs:

- A charge pump in a PLL converts phase/frequency error signals into a control voltage for a Voltage- Controlled Oscillator (VCO). The Dickson charge pump is particularly useful in Generating higher tuning voltages for VCOs in low-voltage PLL designs.
- Minimizing ripple and phase noise, critical for RF and communication systems.
- Providing efficient power conversion for on-chip frequency synthesis applications.

1.3 Objectives:

When optimizing an inductor-based Dickson charge pump for low-power applications, several key objectives must be considered. Here's a breakdown of those objectives, focusing on efficiency, power consumption, and overall performance:

1. Minimize Power Losses:

➤ **Switching Losses:**

- Reduce the switching frequency to minimize dynamic power dissipation.
- Optimize the size and characteristics of MOSFET switches to minimize parasitic capacitances and on-resistance.
- Implement soft-switching techniques (e.g., zero-voltage switching or zero-current switching) to reduce switching losses.

➤ **Conduction Losses:**

- Select MOSFETs with low on-resistance to minimize resistive losses.
- Optimize the inductor's DC resistance (DCR).
- Minimize the series resistance of capacitors.

➤ **Inductor Losses**

- Choose an inductor with a high-quality factor (Q) to minimize core and copper losses.
- Select appropriate core materials and winding techniques to reduce losses at the operating frequency.

➤ **Diode Losses (If diodes are used instead of mosfets):**

- Minimize the forward voltage drop of the diodes.
- Minimize the reverse recovery time of the diodes.

2. Maximize Efficiency:

➤ **Power Conversion Efficiency (PCE):**

- Optimize the design to maximize the ratio of output power to input power.
- Carefully select component values and operating parameters to achieve peak efficiency at the desired output voltage and current.

3. Reduce Power Consumption:

➤ **Quiescent Current:**

- Minimize the current drawn by the control circuitry when the charge pump is in standby mode. Implement power-saving techniques, such as clock gating and sleep modes

➤ **Operating Current:**

- the switching frequency and duty cycle to minimize the average current consumption. Use low-power control Optimize circuitry.

4. Minimize Output Voltage Ripple:

➤ Capacitor Selection:

- Use capacitors with sufficient capacitance and low equivalent series resistance (ESR) to minimize output voltage ripple.
- Optimize the placement of capacitors to minimize parasitic inductance.

➤ Switching Frequency and Duty Cycle:

- Optimize the switching frequency and duty cycle to minimize ripple.
- Implementing proper control loop to reduce ripple.

➤ Inductor Optimization:

- Use integrated inductors when possible.
- Optimize the inductor's size and shape to minimize its footprint.

5. Reliability and Robustness:

Overcurrent Protection:

Implement overcurrent protection circuitry to prevent damage to the charge pump.

Overvoltage Protection:

Implement overvoltage protection circuitry to prevent damage to the load.

Thermal Management:

Ensure adequate thermal management to prevent overheating. Proper component selection to operate within their thermal limits

1.4 Motivation

The optimization of an inductor-based Dickson charge pump for low-power applications is driven by the need for higher efficiency, reduced power consumption, and improved integration in modern electronic systems. This motivation stems from the increasing demand for compact, energy-efficient power management solutions in battery-powered and energy-harvesting devices.

The optimization of an inductor-based Dickson charge pump for low-power applications is driven by the need for higher efficiency, reduced power consumption, and improved integration in modern electronic systems. This motivation stems from the increasing demand for compact, energy-efficient power management solutions in battery powered and energy-harvesting devices. The Dickson charge pump is widely used for voltage boosting in low-power electronic applications such as IoT devices, biomedical implants, and energy-harvesting systems. However, conventional capacitor-based charge pumps suffer from inefficiencies due to charge-sharing losses, parasitic capacitances,

and switching losses. To overcome these limitations, inductor-based charge pumps provide an alternative approach that enhances efficiency and reduces power dissipation. motivations for optimizing inductor-based Dickson charge pumps is improving power conversion efficiency. Traditional charge pumps experience significant energy losses due to resistance in the charging path, but inductors can store and transfer energy more efficiently, minimizing losses. By leveraging inductor-based resonant energy transfer, designers can achieve higher efficiency, making the system more suitable for ultra-low power applications

Low-power applications demand efficient voltage regulation with minimal power consumption. Many battery-operated devices, such as wearables and implantable medical devices, require extended battery life. Reducing losses in the charge pump circuit directly contributes to longer operational times and enhanced performance in energy constrained environments. Optimized inductor-based designs ensure minimal energy waste and improved longevity. Another advantage of inductor-based charge pumps is reduced voltage ripple and noise. Conventional charge pumps often suffer from output voltage fluctuations, which can impact the performance of sensitive circuits, especially in RF and biomedical applications. Inductor-based designs provide smoother voltage transitions and improved noise performance, making them ideal for noise-sensitive systems Scalability and integration with modern CMOS technology is another critical motivation. On-chip inductors and optimized passive components allow for compact, high-efficiency power management solutions suitable for advanced semiconductor processes. By minimizing the size of passive components and integrating adaptive control techniques, designers can create flexible, high-performance solutions for various low-power applications

➤ **High-Speed Data Transmission:**

With the increasing demand for high-speed data transmission in modern communication systems, PLLs play a crucial role in generating stable and accurate clock signals.

➤ **Jitter Reduction:**

PLLs are used to reduce jitter (timing errors) in clock signals, which is essential for reliable data transmission

➤ **Phase Noise Minimization:**

PLLs help minimize phase noise, which can degrade system performance.

➤ **Increased PLL Bandwidth:**

Advanced charge pump design enables PLLs to operate at higher bandwidths, supporting faster data rates.

➤ **Reducing Voltage Drop & Ripple:**

Minimize Parasitic Effects: Reduce inductor and capacitor parasitic to improve voltage gain.

Regulated Control Techniques: Implement feedback regulation to stabilize output voltage.

➤ **lower Ripple Noise:**

Optimize charge transfer timing to avoid excessive ripple in sensitive PLL circuits.

Extending Battery Life in Low-Power Systems:

➤ **Dynamic Power Management:** Adaptive switching frequency reduces power consumption under varying loads.

➤ **Use of Low-Voltage Operation Techniques:** Optimize for low supply voltages (sub1V applications).

Maintaining High Voltage Gain:

➤ **Multi-Stage Boosting:** Cascade multiple stages with optimized switching techniques.

Clock Optimization: Use efficient clock phases to maximize charge transfer per cycle

1.5 Problem Statement:

➤ **Threshold Voltage (V_t) Impact:**

In 90nm technology, the threshold voltage of MOSFETs is relatively high compared to modern technologies. This leads to significant voltage drops across the diodes (implemented using diode-connected MOSFETs), reducing the overall voltage conversion efficiency.

The V_t drop is especially problematic at low input voltages, making it difficult to achieve high output voltages.

Formula for voltage drop across a diode connected MOSFET is roughly: $V_{\text{drop}} = V_{\text{th}} + V_{\text{on}}$, where V_{on} is the voltage where the mosfet begins to conduct appreciable current.

➤ **Diode Implementation:**

Diode-connected MOSFETs are commonly used in charge pumps. The choice of NMOS or PMOS affects performance. NMOS diodes generally have lower forward voltage drops due to higher electron mobility, but PMOS diodes can be preferred in some scenarios for specific circuit

topologies or substrate considerations.

The size of the MOSFETs used as diodes affects the parasitic capacitance and resistance, influencing the charging and discharging times of the capacitors.

➤ **Clock Frequency and Non-Overlapping Clocks:**

The clock frequency determines the charging and discharging rate of the capacitors. Higher frequencies can increase the output current but also increase power consumption due to switching losses. Non-overlapping clocks are crucial to prevent direct paths between the input and output, which can significantly reduce efficiency. Generating accurate non-overlapping clocks in 0.35μm is important.

traditional capacitor-based charge pumps, optimizing its performance for low-power applications presents several challenges. These challenges arise from design constraints, power losses, and integration issues, particularly in modern low-voltage CMOS technologies.

➤ **Parasitic Capacitances:**

Parasitic capacitances associated with MOSFETs and interconnects significantly affect the charge transfer efficiency. These capacitances limit the maximum achievable clock frequency and introduce ripple in the output voltage.

The 90nm process has higher parasitic capacitances compared to modern processes.

➤ **Output Ripple and Regulation:**

The output voltage of a Dickson charge pump inherently contains ripple. The amplitude of the ripple depends on the clock frequency, capacitor values, and load current.

Achieving good output voltage regulation under varying load conditions is challenging. Feedback control techniques may be required, adding complexity to the design.

Power Efficiency:

Power efficiency is a critical concern, especially for battery-powered applications.

Losses occur due to diode voltage drops, parasitic capacitances, and switching losses.

Efficiency is defined as: $\text{Efficiency} = (P_{\text{out}}/P_{\text{in}}) * 100$

Startup Time:

The time taken for the charge pump to reach its steady-state output voltage is the startup time.

Minimizing startup time is important for applications requiring fast response.

Process Variations:

The 90nm process is subject to variations in device parameters, such as threshold voltage and oxide thickness. These variations can affect the performance of the charge pump and must be considered during the design phase.

1.6 Challenges in Optimizing Inductor-Based Dickson Charge Pump for Low Power Applications:

An inductor-based Dickson charge pump is an advanced power conversion circuit that enhances voltage multiplication efficiency. While it provides advantages over traditional capacitor-based charge pumps, optimizing its performance for low-power applications presents several challenges. These challenges arise from design constraints, power losses, and integration issues, particularly in modern low-voltage CMOS technologies.

➤ **Voltage Drop & Regulation Issues**

Voltage Drop Across Inductor & Switching Elements:

The finite resistance of the inductor and MOSFETs reduces the overall voltage gain. At low supply voltages ($<1V$), these drops significantly impact performance.

Output Ripple & Noise:

High-frequency switching introduces voltage ripple, which affects sensitive circuits like PLLs, RF front-ends, and energy harvesting systems. Charge sharing between pump stages results in uneven voltage levels.

Load Regulation Challenges:

The charge pump output voltage varies with load current, making it difficult to maintain stable operation in dynamic conditions.

➤ **Integration & Layout Constraints**

On-Chip Inductor Design Limitations:

Traditional off-chip inductors provide better efficiency but increase PCB footprint. Onchip spiral inductors suffer from high parasitic resistance and low Q- factor, reducing charge pump performance.

Chip Area Consumption:

Inductors occupy large silicon area, limiting integration in compact SoC (System- on Chip) designs. Trade-off between efficiency and integration must be carefully managed.

Operating Frequency Optimization High-Frequency Operation Limitations:

Increasing the switching frequency improves charge transfer but also increases switching losses.

Skin effect and proximity losses in inductors reduce efficiency at very high frequencies.

Clock Synchronization & Phase Control Issues:

Multiphase - clocking improves performance but requires precise timing control circuits, adding complexity.

➤ **Compatibility with Low-voltage Technologies Threshold Voltage:**

MOSFETs in modern low-power processes (e.g., 0.18 μm , 0.35 μm CMOS) have high threshold voltages, limiting charge transfer efficiency.

Process Variability:

Mismatch in MOSFET parameters due to fabrication tolerances affects stability. Variations in inductor characteristics across different chips reduce predictability.

Inductor Size and Integration

Challenge: Inductors are typically bulky and difficult to integrate on-chip, especially for CMOS processes.

Impact: Large inductors reduce circuit compactness and increase cost; on-chip inductors suffer from low quality factors (Q) and poor performance.

Efficiency at Low Power

Challenge: Charge pumps inherently suffer from switching and conduction losses, which become significant at low power levels.

Impact: Maintaining high efficiency at low current levels is difficult due to leakage currents and non-ideal switching behavior.

Switching Losses and Control

Challenge: Accurate and efficient control of switches (MOSFETs) is needed to reduce power loss.

Impact: High-frequency operation increases switching losses, while low-frequency operation degrades performance

Parasitic capacitances and Resistances

Challenge: Parasitic in the layout (e.g., switch capacitance, interconnect resistance) degrade the voltage gain and efficiency.

Impact: Voltage drops across switches and charging inefficiencies become more pronounced at small scale.

1.7 Scope of the project:

The scope of a project focused on the optimization of an inductor-based Dickson charge pump for low-power applications involves a multifaceted approach, addressing both circuit-level and system-level considerations. Here's a breakdown of the project's scope

- **Design & Development of an Efficient Inductor-Based Dickson Charge Pump:** Implement a high-efficiency charge pump using inductor-based voltage boosting techniques. Optimize the design for low power consumption in applications requiring minimal energy usage. Utilize advanced MOSFET switching techniques to reduce losses.
- **Optimization for Power Efficiency:**
Reduce switching and conduction losses in MOSFETs and inductors. Minimize leakage currents for improved energy efficiency. Improve charge transfer efficiency through optimized inductor and capacitor sizing.
- **Voltage Regulation & Stability Enhancement:**
Implement feedback control mechanisms to maintain a stable output voltage. Reduce ripple noise and transient variations, making the charge pump suitable for sensitive circuits like PLLs and RF transceivers.
- **Integration & Miniaturization for CMOS Implementation:**
Explore the feasibility of using on-chip inductors to reduce external component dependency. Optimize the layout and area consumption for compact SoC (System-on-Chip) applications.
- **Performance Evaluation & Simulation:**
Analyze power efficiency, voltage gain, and frequency response using circuit simulation tools like Cadence Virtuoso, T-Spice, or HSPICE. Compare the optimized design with traditional Dickson charge pumps in terms of performance metrics (efficiency, power consumption, and output stability)
 - **Practical Implementation & Testing:**
Implement the optimized charge pump design in a low-power CMOS process conduct experimental

validation using fabricated prototypes or PCB-level implementations.

- **Inductor Integration:**

Investigating and optimizing the integration of inductors into the Dickson charge pump architecture. This includes determining optimal inductor values, quality factors (Q), and layout considerations. Exploring the use of on-chip vs. off-chip inductors, considering trade-offs in size, cost, and performance.

- **Capacitor Optimization:**

Selecting and optimizing the values and types of capacitors used in the charge pump to minimize ripple and maximize charge transfer efficiency. Considering the impact of parasitic capacitances on performance.

- **Clocking Scheme Optimization:**

Developing and optimizing clocking schemes to minimize power consumption, including the use of non-overlapping clocks and adaptive clock frequency control. Investigating techniques for reducing clock leakage and dynamic power dissipation.

- **Efficiency Enhancement:**

Maximizing the power conversion efficiency of the charge pump. Developing techniques for adaptive efficiency optimization based on load conditions.

2. LITERATURE REVIEW/BACKGROUND

2.1 Literature Review

ANDREA BALLO et al. [1] A provides a tutorial on charge pump topologies for managing self-powered nodes in ultra-low-power applications, such as IoT and wireless sensor networks. It reviews the historical evolution, key design equations, and recent advancements in charge pump topologies and regulation schemes. Self-powered nodes achieve energy autonomy by scavenging ambient energy using transducers like photovoltaic cells and thermoelectric generators. However, the variability in transducer output necessitates power management integrated circuits (PMICs) to adapt power profiles efficiently. Switched capacitor converters are highlighted as ideal for low-power, fully integrated applications due to their compact design and efficiency.

SHUAI FU et al. [2] This study explores the fundamental photo physics of graphene-transition metal dichalcogenide (g-TMDC) heterostructures, focusing on charge separation and transfer dynamics. It highlights the potential of atomically thin layers in optoelectronic devices, such as photodetectors with high photoresponsivity. The paper addresses discrepancies between reported ultrafast charge recombination and efficient photodetection performance. It also investigates the mechanisms of hot electron transfer (HET) across van der Waals interfaces, debating whether HET occurs before or after thermalization. These insights aim to resolve challenges in optimizing g-TMDC-based optoelectronic devices.

MICHAEL LOHSE et al. [3] A topological state of matter has revolutionized our understanding of phase transitions, emphasizing global topological invariants over local order parameters. A key example is the quantum Hall effect, extended here to four dimensions, where a second Chern number describes a novel, quantized non-linear Hall response. This study reports the first observation of 4D topology in a bulk response using ultracold atoms in an optical superlattice to realize a dynamic version of the 4D integer quantum Hall effect. By probing the system locally, the researchers fully characterize its non-linear response, opening avenues to explore higher-dimensional quantum Hall systems and exotic topological phases.

ALFIO DARIO GRASSO et al. [4] A paper compares the performance of various charge pump (CP) circuits, including Dickson charge pumps, Tae gun Yim et al CP, and CTS with DK-CP. It

evaluates their effectiveness based on phase noise, power consumption, lock time, and reference spur using Cadence Virtuoso software with CMOS 90nm technology. The study finds that the basic CP design consumes more power (0.06mW) and exhibits higher phase noise (-139.9 DBC/Hz) compared to the DK-CP design, which consumes less power (5.52uW) and shows a lower phase noise (-105.18 dBs/Hz). The paper highlights the importance of optimizing charge pump designs for low-power applications.

JIEH-TSORNG et al. [5] paper titled "MOS Charge Pumps for Low-Voltage Operation, presents new designs for MOS charge pumps that are suitable for low-voltage operation. These pumps use charge transfer switches (CTS) to direct charge flow and achieve higher output voltages. By controlling the CTS dynamically, the paper eliminates the reverse charge sharing phenomenon, improving the voltage pumping gain. The work demonstrates a 1.2 V to 3.5 V charge pump and a 2 V to 16 V charge pump, highlighting the use of enhanced clock voltages to mitigate limitations caused by the diode-configured output stage. The paper aims to improve charge pump efficiency in low-voltage systems, addressing challenges like body effects and threshold voltages that hinder performance in traditional designs.

RAVI KUMAR SHARMA et al. [6] the aim of providing designer guidelines for choosing the most suitable solution, according to the given design specifications, in this paper a review of charge pump (CP) topologies for the power management of Internet of Things (IoT) nodes is presented. Power management of IoT nodes represents a challenging task, especially when the output of the energy harvester is in the order of few hundreds of millivolts. In these applications, the power management section can be profitably implemented, exploiting CPs. Indeed, presently, many different CP topologies have been presented in literature. Finally, a data-driven comparison is also provided, allowing for quantitative insight into the state-of-the-art of integrated CPs.

VLADIMIR VITCHEV et al. [7] The document discusses the capacitive charge-pump circuits are used in many applications. And though these circuits appear deceptively simple, engineers working on them need a thorough understanding of how they function. By analyzing the model of a basic charge-pump circuit, it's possible to derive expressions for efficiency and output voltage as functions of the pump's duty cycle, switching frequency, output and flying capacitances, switch and other series resistances, and load. The model derived in this article enables designers to understand and predict

the behavior of charge pumps under a wide variety of conditions. Mathematical derivations are shown, both to provide a full understanding of the model and to provide a general approach for analyzing other complex power-supply circuits. Developing the charge-pump model requires some lengthy derivations of key equations. Space limitations do not allow us to reproduce all of the derivations here. However, an extended version of this article, available at www.powerelectronics.com, shows the complete derivations in their entirety. The online version of this article also includes a spreadsheet that automates the final expressions derived.

ARAPOYANNIA et al. [8] The document discusses the standard CMOS technologies is proposed. Its pumping operation is based on cascading several cross connected NMOS voltage doubler stages. For very low-voltage applications (1.2V, 0.9V), where the performance of the NMOS transistors is limited due to body effect, two improved versions of the charge pump with cascaded voltage doublers (charge pump with CVD) are also proposed. The first utilises PMOS transistors (charge pump with CVD-PMOS) in parallel to the cross-connected NMOS transistors, while the second improves the pumping gain by boosting the clock amplitude (charge pump with CVD-BCLK). Simulations at 50MHz have shown that a five-stages charge pump with CVD can achieve a 1.5–8.4V voltage conversion. For the same stage number and frequency, an output voltage of 4 and 7.3V can be generated from 0.9V, by using the charge pump with CVD-PMOS and the charge pump with CVD- BCLK, respectively.

GAETANO PALIMBO et al. [9] The document provides a review of charge pump (CP) topologies for the power management of Internet of Things (IoT) nodes. It focuses on the challenges of power management, especially when dealing with low output voltages from energy harvesters. The paper emphasizes the importance of charge pumps in enabling energy autonomy for IoT nodes through efficient power management integrated circuits (PMICs). Various CP topologies are analyzed, highlighting their performance metrics and suitability for energy harvesting applications. A quantitative comparison of state-of-the-art integrated CPs is presented, providing designers with insights for selecting the most appropriate solution based on design specify.

GAETANO PALUMBO et al. [10] The document discusses practical Applications such as non-volatile memories (NVM), radio frequency identification (RFID), high voltage generators, switched

capacitor circuits, operational amplifiers, voltage regulators, and DC–DC converters employ charge pump (CP) circuits as they can generate a higher output voltage from the very low supply voltage. Besides, continuous power supply reduction, low implementation cost, and high efficiency can be managed using CP circuits in low-power applications in the complementary metal-oxide-semiconductor (CMOS) process. This study aims to figure out the most widely used CP design topologies for embedded systems on the chip (SoC). Design methods have evolved from diode-connected structures to dynamic clock voltage scaling charge pumps have been discussed in this research. Based on the different architecture, operating principles and optimization techniques

Citation: Rahman, L.F.; Marufuzza man, M.; Alam, L.; Mokhtar, M.B. Design Topologies of a CMOS Charge Pump Circuit for Low Power Applications. Electronics 2021, 10, 676. <https://doi.org/10.3390/electronics10060676> Academic Editors: Anna Richelli and Kiat Seng Yeo Received: 15 January 2021 Accepted: 9 February 2021 Published: 13 March 2021 Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations. Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>). with their advantages and disadvantages have compared with the final output.

RAVI KUMAR SHARMA et al. [11] this document discusses a high-efficiency charge pump designed for low voltage devices. A charge pump is a type of DCtoDC converter that uses capacitors to generate higher or lower voltage power sources and is commonly used in applications like non-volatile memories (e.g., EEPROM and Flash) and in low-supply-voltage switched-capacitor systems. The paper includes an analysis of different charge pump types: Dickson, Static, and Dynamic charge pumps. Each type has its limitations, such as the Dickson pump's voltage degradation caused by diode threshold drops and body effect issues.

WOOGEUM RHEE et al. [12] The document discusses the design of high-performance CMOS charge pumps used in phase-locked loops (PLLs). It addresses practical considerations such as leakage current, mismatch, and timing issues which affect the performance of charge pumps. Various architectures for charge pumps are analyzed , including single-ended and differential configurations, and their relative performances are compared. The impacts of non-ideal behaviors, like phase offsets and reference spurs due to leakage and switching mismatches, on frequency

synthesis are quantitatively analyzed. The document concludes with a classification of different charge pump architectures based on their applications in PLLs, emphasizing the importance of selecting the appropriate design based on specific requirements such as clock skew and noise rejection.

VENKATA PRASANTHA et al. [13] The document discusses the "Automatic Railway Gate Control System," which utilizes an IR-based application and an Arduino Nano for systematic traffic control at railway gates, both manned and unmanned. The system aims to reduce accidents that occur at level crossings due to manual gate control, especially as railway usage increases. It incorporates an IR sensor that detects the approach and departure of trains, controlling a servo motor that opens and closes the gate automatically. This automation minimizes manual errors, enhances safety, and reduces the closure time of gates compared to traditional methods. The proposed system consists of hardware components like IR sensors, an Arduino Nano, a motor driver, and a servo motor, making it an effective solution to improve railway safety.

WOOGEUM RHEE et al. [14] The document discusses practical considerations in designing CMOS charge pumps used in phase-locked loops (PLLs). It analyzes non-ideal effects, such as leakage current, mismatch, and delay offsets in the phase/frequency detector (P/FD), and evaluates various charge pump architectures. The paper presents improved designs for single-ended and differential charge pumps, comparing their performances based on criteria like power consumption, switching speed, and susceptibility to noise. It categorizes charge pump architectures, detailing their applications in PLL environments and emphasizing the importance of selecting the appropriate design to meet specific requirements such as clock skew and reference spur.

GAETANO PALUMBO et al. [15] The document provides a review of charge pump (CP) topologies for the power management of Internet of Things (IoT) nodes. It focuses on the challenges of power management, especially when dealing with low output voltages from energy harvesters. The paper emphasizes the importance of charge pumps in enabling energy autonomy for IoT nodes through efficient power management integrated circuits (PMICs). Various CP topologies are analyzed, highlighting their performance metrics and suitability for energy harvesting applications. A quantitative comparison of state-of-the-art integrated CPs is presented, providing designers with insights for selecting the most appropriate solution based on design specification.

3.DICKSON CHARGE PUMP

3.1 Explanation of Dickson charge pump:

The Dickson Charge Pump is a voltage multiplier circuit introduced by John F. Dickson in 1976. It generates a higher DC voltage from a lower DC input using a switched-capacitor approach. The circuit consists of diodes and capacitors arranged in a cascaded manner and operates with an external clock signal to sequentially transfer charge through the stages. Diodes ensure unidirectional current flow, enabling voltage accumulation. The output voltage increases proportionally to the number of stages, following the equation $V_{out} = V_{in} + (N \times V_{clk})$, where N is the number of stages and V_{clk} is the clock voltage swing. Unlike inductor-based circuits, it is compact and ideal for integrated circuits (ICs), making it widely used in EEPROMs, Flash memory programming, LCD biasing, and embedded systems. Each stage includes a capacitor and a diode, with charge transfer occurring through a two-phase clock signal. Using MOSFETs instead of diodes can improve efficiency by reducing voltage drops.

The charge pump operates efficiently at low current loads, but at higher loads, voltage ripple and losses increase. Parasitic capacitance in IC implementations reduces efficiency at high frequencies. The circuit's performance depends on switching frequency, capacitor size, and parasitic resistances, with higher frequencies allowing for smaller capacitors. It can also generate negative voltages for dual-rail power supplies and is commonly used in sensor biasing, power management ICs, and RF circuits. Modern implementations use CMOS technology to enhance efficiency and reduce power consumption. Advanced versions employ multi-phase switching to minimize ripple, and stacked configurations can generate very high voltages. Despite limitations at high loads, the Dickson Charge Pump remains a fundamental circuit in power electronics and IC design due to its simplicity, reliability, and ease of integration.




Fig2.Basic Diode Dickson charge pump

Operation of a Dickson Charge Pump:

- * **Clocking:** The two clock signals, Phi1 and Phi2, are non-overlapping, meaning they are never high simultaneously. This ensures proper charge transfer and prevents short circuits.
- * **Charge Transfer:** During each clock cycle, charge is transferred from the input voltage to the output through the capacitors and diodes. The diodes act as one-way switches, allowing charge to flow in only one direction.
- * **Voltage Multiplication:** As charge is transferred through each stage, the voltage is incrementally increased. Ideally, with N stages, the output voltage is approximately N times the input voltage (minus diode voltage drops).

In 90nm CMOS technology, diode-based charge pumps operate by utilizing capacitors and diodes (or MOSFET-based diodes) to transfer and boost voltage in multiple stages. The conventional Dickson charge pump is a widely used method, where a clock signal alternately charges and transfers charge through a series of diode-connected transistors and capacitors, increasing the output voltage step by step. However, the threshold voltage drop across each diode reduces efficiency. To overcome this, dynamic threshold voltage charge pumps use MOS transistors with body biasing to lower the voltage drop and improve charge transfer.

The Dickson charge pump is a type of voltage multiplier circuit that increases a DC voltage using capacitors and switching devices such as diodes or MOSFETs. It operates based on the principle of charge transfer between capacitors, controlled by two non-overlapping clock signals. During each clock cycle, charge is pumped from one stage to the next, progressively increasing the voltage. In the first phase of the clock, a capacitor is charged from the input voltage source. In the next phase, this charge is pushed through a diode (or a switching device) to the next capacitor, adding to the input voltage and boosting the voltage level. This process repeats across multiple stages, with each stage adding an increment of voltage, resulting in a higher final output. The amount of voltage gain depends on the number of stages and the amplitude of the clock signal. The Dickson charge pump is widely used in integrated circuits where compact, low-power voltage boosting is required, such as in EEPROM programming, LCD drivers, and power management systems.




Fig3: Schematic of diode-based Dickson charge pump by using 90nm CMOS technology

Bootstrapped charge pumps further enhance efficiency by using bootstrap capacitors to increase the gate drive voltage of MOS switches, reducing losses. Additionally, switched capacitor charge pumps replace diodes with controlled switches to eliminate diode voltage drops, improving performance but requiring additional control circuitry. These methods help optimize charge pump efficiency in 90nm technology, addressing challenges such as leakage currents, voltage drops, and switching losses.

Maximizing the power conversion efficiency of the charge pump. Developing techniques for adaptive efficiency optimization based on load conditions The existing method in diode-based charge pumps using 90nm technology involves a traditional Dickson charge pump architecture. This architecture consists of a series of diodes and capacitors connected in a cascade configuration, enabling high voltage gain and low power consumption. The charge pump operates by transferring charge from the input voltage to the output voltage through a series of switching actions. A regulated charge pump with extremely low output ripple (<1 mV) was implemented using 90nm CMOS technology, employing a Dickson charge pump architecture with a low-drop- out regulator to reduce ripple.

Table1: Parameters for Up and DOWN Switches

Parameters	Switch UP	Switch DOWN
DC Voltage (V)	1.0	1.0
Voltage 1 (V)	200m	200m
Voltage 2 (V)	1.0	1.0
Delay (s)	100p	500p
Rise Time (s)	10p	10p
Fall Time (s)	10p	10p
Pulse Width (s)	5n	5n
Period (s)	1n	1n

Design Symbol:




Fig4 :Symbol of diode based Dickson charge pump by using 90nm CMOS technology

3.2 Schematic Overview:

1. Basic Structure:

- The circuit consists of N-stages of charge transfer cells.
- Two clock signals ($\Phi 1$ and $\Phi 2$) are used to transfer charge progressively to the output.
- Each stage includes a diode-connected MOSFET (or Schottky diode) and a pump capacitor.

2. Working Principle:

- The alternating clock signals shift charge from one stage to the next, progressively increasing the voltage.
- Each stage ideally adds $V_{\text{clk}} - V_{\text{th}}$ (threshold voltage) to the output.
- A higher number of stages results in greater voltage gain but increases power losses.

3. CMOS Implementation in 90nmTechnology:

- Diode-connected NMOS transistors replace standard diodes to enhance charge transfer efficiency
- Bootstrapped capacitor techniques reduce the threshold voltage drop (V_{th}) issue.

The fabrication process (0.90nm CMOS) allows integration with other circuits such as LDO regulators or oscillators.

4. Performance Considerations:

Efficiency: Higher efficiency with low threshold voltage devices.

Leakage: Reduced in modern 90nm technology, improving performance.

Ripple: Minimized using optimized capacitor values.

Load Regulation: Improves with additional regulation circuits.

5. Applications:

- EEPROM and Flash memory programming.
- LCD panel drivers.
- RF circuits requiring high voltages.

3.2 Drawbacks for the Existing Method:

➤ Threshold Voltage Drop (V_{th}) Issue:

In standard diode-connected NMOS transistors, each stage experiences a voltage drop equal to the MOSFET threshold voltage (V_{th}). This reduces the final output voltage significantly, especially at lower supply voltages.

➤ Power Efficiency & Losses:

Parasitic Capacitance Losses: The presence of parasitic capacitances in MOSFETs and layout design reduces efficiency.

Reverse Leakage Currents: The leakage through MOS diodes becomes significant, especially in deep submicron processes.

Junction Leakage: As the voltage increases, leakage currents through junctions increase, causing efficiency loss.

➤ High Output Ripple & Noise:

Since the charge pump operates with clock signals, it generates significant output voltage ripple and switching noise. This can interfere with sensitive analog or RF circuits.

➤ Limited Drive Capability (Load Current Handling):

The charge pump cannot supply high current loads, as the output impedance increases with more stages. It is only suitable for low-power applications like EEPROM programming or LCD biasing.

➤ **Scalability Issues in Deep Submicron Technologies:**

As CMOS technology scales (e.g., below $0.35\mu\text{m}$), device breakdown voltage decreases, limiting the maximum voltage output. Higher voltage stress on transistors can lead to oxide breakdown and reduced reliability.

➤ **Clock Feedthrough & Charge Sharing Issues:**

When the clock signal switches, charge-sharing effects can reduce efficiency. This results in lower voltage gain per stage, especially at higher frequencies.

➤ **Layout & Area Constraints:**

The charge pump requires multiple large capacitors, which take up significant chip area. In a 90nm process, capacitor density is not as high as in advanced nodes, making integration less area-efficient.

4. PROPOSED WORK AND ANALYSIS

4.1 Proposed Work

The optimization of an inductor-based Dickson charge pump for low-power applications focuses on improving efficiency, reducing power losses, and enhancing integration in 90nm CMOS technology. Traditional charge pumps suffer from significant threshold voltage drops in diode-connected MOSFETs, leading to reduced voltage gain. To address this, the proposed work replaces diodes with low-threshold MOSFETs or synchronous rectifiers, which significantly decrease forward voltage losses and enhance charge transfer. Additionally, inductor optimization plays a crucial role in improving efficiency. High-quality factor (Q-factor) inductors, such as on-chip spiral inductors or bond-wire inductors, are utilized to minimize resistive losses and maximize energy transfer efficiency. A key challenge in charge pumps is switching losses, which can be reduced using resonant switching techniques. By implementing zero-voltage switching (ZVS) or zero-current switching (ZCS), switching losses are minimized, leading to higher overall efficiency.

Another major aspect of optimization is the use of optimized capacitors, such as metal insulator-metal (MIM) capacitors, which reduce parasitic capacitance and improve charge storage efficiency. Furthermore, parasitic loss reduction techniques, including optimized layout design and substrate isolation, are incorporated to minimize leakage currents and ensure efficient energy transfer. To further enhance performance, a dual-phase nonoverlapping clocking scheme is introduced, ensuring continuous energy transfer and reducing charge sharing losses. This results in a more stable output voltage with reduced ripple and improved conversion efficiency. Additionally, an adaptive biasing circuit is implemented to dynamically regulate the output voltage under varying load conditions, making the design suitable for battery-powered and energy-harvesting applications. The proposed charge pump is simulated in 90nm CMOS technology, where key performance metrics such as efficiency, voltage ripple, and power dissipation are analyzed. The results demonstrate a significant improvement in voltage gain, reduced power losses, and enhanced reliability. This optimized inductor-based Dickson charge pump is particularly useful in IoT devices, biomedical implants, and low-power RF circuits, where efficient voltage

conversion is crucial for prolonged operation. The combination of low-threshold transistors, high-Q inductors, resonant switching, optimized capacitors, dual-phase clocking, and adaptive biasing ensures maximum efficiency and minimal power loss. By addressing the challenges associated with traditional charge pumps, this work presents a highly efficient, low-power solution for modern applications, making it an ideal choice for energy sensitive systems.

Design Schematic:




Fig5: Schematic for optimization of inductor-based Dickson charge pump for low- power application

Design Symbol:




Fig6: Symbol for optimization of inductor-based Dickson charge pump for low- power applications

Explanation of the Dickson Charge Pump using Inductor Circuit:

The inductor-based Dickson charge pump is an improved version of the traditional Dickson charge pump, incorporating inductors to enhance efficiency and reduce power losses. Unlike the capacitor-diode-based charge pump, which suffers from threshold voltage drops and parasitic losses, the inductor-based design leverages inductive energy storage to improve charge transfer efficiency. By using inductors in series with switching elements (MOSFETs or diodes), the circuit benefits from resonant switching techniques such as zero-voltage switching (ZVS) or zero-current switching (ZCS), reducing switching losses and enhancing power conversion. Additionally, the inductors help minimize voltage ripple, improve load regulation, and support higher current drive capability, making this approach more suitable for low-power applications like IoT devices, biomedical circuits, and energy-harvesting systems. To further optimize efficiency in 90nm CMOS technology, techniques such as high-Q inductors, synchronous rectification, dual-phase clocking, and adaptive biasing can be

employed. This optimized design results in higher efficiency, lower power consumption, and improved voltage stability, making it a promising solution for energy-efficient power management circuits.

4.2 Working Principle

The Inductor-Based Dickson Charge Pump is a hybrid DC-DC voltage booster that integrates an inductor with the Dickson charge pump architecture to improve power efficiency and voltage conversion performance, especially in low-power applications. Unlike a conventional charge pump that relies only on capacitors and diodes, this design incorporates an inductor to enhance energy transfer efficiency and reduce power loss.

1. Circuit Architecture

(a) Input Power Source (V_{in}):

Typically a low-voltage DC source such as a battery, energy harvester, or low-power supply.

(b) Inductor (L):

The inductor stores energy in its magnetic field during the charging phase and releases it in the boosting phase.

(c) Switches (MOSFETs or Transistors):

Control the current flow through the inductor and charge transfer between capacitors.

Synchronized with a clock signal.

(d) Pump Capacitors ($C_1, C_2, \dots C_n$):

Store and transfer charge through multiple stages, increasing the output voltage in steps.

(e) Diodes or Synchronous Rectifiers (Optional):

Control the unidirectional charge flow to achieve voltage multiplication.

(f) Output Load (R load) and Regulation Circuit:

The final voltage is regulated using feedback control for stable output.

2. Working Principle

The operation of the inductor-based Dickson charge pump can be divided into two main phases:

(i) Inductor Charging Phase (Energy Storage):

- A switch (MOSFET) turns ON, connecting the inductor (L) to the input voltage (V_{in}).
- The inductor stores energy by generating a magnetic field.
- Current through the inductor increases gradually.

(ii) Energy Transfer and Charge Pumping Phase

- The switch turns OFF, and the inductor releases stored energy.
- The inductor's collapsing magnetic field boosts the voltage beyond V_{in} .
- The generated voltage is transferred to the first charge pump capacitor
- Successive switching operations step up the voltage as charge propagates through multiple capacitors.

(iii) Voltage Multiplication

- Each stage of the charge pump increases the voltage step by step.
- The final output voltage (V_{out}) is significantly higher than the input.

(iv) Output Stabilization

- A control circuit (such as a feedback loop) regulates the duty cycle to maintain a steady voltage.
- Low-power applications may use PWM (Pulse Width Modulation) or PFM (Pulse Frequency Modulation) to optimize efficiency.

4.3 Key Improvements in Design

1. Enhanced Energy Efficiency:

Inductor-based design reduces power losses compared to capacitor-only charge pumps.

2. Reduced Threshold Voltage Drop:

Replacing diodes with synchronous rectification (MOSFETs) minimizes conduction losses.

3. Resonant Switching (ZVS/ZCS):

Uses zero-voltage switching (ZVS) and zero-current switching (ZCS) to lower switching losses.

4. High-Q Inductor Selection:

Improves energy transfer efficiency and reduces resistive losses.

5. Dual-Phase Clocking:

Ensures continuous charge transfer, reducing voltage ripple and improving stability.

6. Adaptive Biasing for Load Regulation:

Dynamically adjusts biasing to maintain efficiency under varying loads.

7. Minimized parasitic Effects:

Optimized layout in 0.35 μ m CMOS technology reduces leakage currents and improves integration.

8. Improved Voltage Stability:

Reduces output fluctuations, making it ideal for IoT, biomedical, and RF applications.

9. Lower Power Consumption:

Optimized design achieves higher efficiency at lower power, extending battery life in portable devices.

10. Compact & Scalable Design:

Suitable for integration in low-power and energy-harvesting circuits.

4.4 Circuit Analysis

The optimization of an inductor-based Dickson charge pump for low-power applications focuses on enhancing efficiency, reducing power losses, and improving voltage stability. By incorporating high-Q inductors, the design minimizes resistive losses and improves energy transfer efficiency. The use of synchronous rectification instead of diodes reduces threshold voltage drops, leading to higher voltage gain. Additionally, resonant switching techniques such as zero-voltage switching (ZVS) and zero-current switching (ZCS) significantly lower switching losses, making the circuit more power-efficient. The implementation of dual-phase clocking ensures continuous charge transfer, reducing voltage

ripple and enhancing load regulation. Furthermore, adaptive biasing techniques dynamically adjust the circuit operation to maintain efficiency under varying load conditions. The optimized 90nm CMOS layout minimizes parasitic losses and leakage currents, making the charge pump highly suitable for low-power applications like IoT devices, biomedical systems, and RF circuits. Overall, these optimizations result in higher efficiency, lower power consumption, improved voltage stability, and better scalability, making the inductor-based Dickson charge pump an ideal choice for energy-efficient power management solutions.

Analysis of the Dickson Charge pump Schematic

- The Dickson charge pump is a voltage multiplier circuit designed to generate a higher DC voltage from a lower input voltage using capacitors and diodes (or MOSFETs). Its schematic consists of a series of diode-connected MOSFETs or diodes, pumping capacitors, and a two-phase clock that alternates charge transfer between stages.
- * **Ideal Circuit:** The image represents an idealized schematic of a Dickson charge pump. In a real implementation, parasitic capacitances and resistances would affect the performance.
- * **Clock Signals:** The clock signals are crucial for the operation of the charge pump. The frequency and duty cycle of the clocks affect the output voltage and current.
- * **Capacitor Values:** The values of the capacitors influence the charging and discharging rates and the output voltage ripple.
- * **Diode Voltage Drop:** The voltage drop across the diodes reduces the efficiency of the charge pump. To fully analyze the performance of a Dickson charge pump, you would need to consider factors such as:
 - * **Clock Frequency:** Higher frequencies generally lead to higher output currents but also increase power consumption.
 - * **Capacitor Size:** Larger capacitors can provide higher output currents but also increase the chip area.
 - * **Diode Characteristics:** The forward voltage drop and leakage current of the diodes affect the efficiency.
 - * **Load Current:** The output voltage decreases as the load current increases.

Key Components & Their rules

An inductor-based Dickson charge pump is a power conversion circuit that steps up a voltage efficiently while maintaining low power consumption. Unlike traditional Dickson charge pumps that use only capacitors and diodes, inductor-based designs improve efficiency by leveraging inductive energy storage.

1. Inductor Selection

- Choose high-Q, low-DCR inductors to minimize resistive losses.
- The inductance value should balance energy storage and switching frequency constraints.

2. Switching Frequency Optimization

- Higher frequencies allow for smaller inductors but increase switching losses.
- The optimal range is often in the hundreds of kHz to a few MHz.

3. MOSFET Efficiency Considerations

- Use low $R_{DS(on)}$ MOSFETs to reduce conduction losses.
- Gate drivers should efficiently switch transistors to minimize dynamic losses.

4. Diode Selection

- Use low forward voltage (V_f) Schottky diodes to improve efficiency.
- For ultra-low-power designs, active rectification (MOSFET-based) may replace diodes.

5. Capacitor Sizing

- The flying capacitor (C_{fly}) must store enough charge for efficient transfer.
- Output capacitor (C_{out}) should be large enough to stabilize the voltage.

6. Clock Phase Optimization

- Non-overlapping clock phases ensure proper charge transfer.
- Duty cycle adjustments can help optimize power efficiency.

7. Load Considerations

- Light loads may cause voltage overshoot, requiring regulation.
- A feedback mechanism may be used to adjust switching behavior.

8. Regulation & Feedback Control

- Voltage regulation can be achieved using a PWM or PFM control strategy.
- Adaptive frequency scaling can help maintain efficiency across load variation

Working Mechanism

The clock signals alternately charge and transfer voltage through capacitor stages. Each stage increases the voltage by $(V_{\text{clk}} - V_{\text{th}})$, where V_{th} is the threshold voltage drop of the diodes/MOSFETs.

The final output voltage is approximately $V_{\text{out}} = V_{\text{in}} + N(V_{\text{clk}} - V_{\text{th}})$, where N is the number of stages.

➤ Performance Analysis

- **Voltage Gain** – Increases with the number of stages but is limited by threshold voltage losses.
- **Efficiency** – Reduced by parasitic capacitance, leakage currents, and switching losses.
- **Ripple Voltage** – Can be minimized using larger output capacitors or an LDO regulator.
- **Power Dissipation** – Can be improved with synchronous rectification (MOSFETs instead of diodes).

➤ Optimizations for Improved Performance

- Replacing diodes with low-threshold MOSFETs to reduce losses.
- Using high-frequency clocking for faster charge transfer.
- Implementing resonant switching techniques (ZVS/ZCS) to minimize switching losses.
- Adaptive biasing and optimized capacitor sizing for better load regulation.

4.5 Applications

1. IoT Devices:

Powers low-energy wireless sensors and communication modules. Enhances battery life in remote and portable devices.

2. Biomedical Electronics:

Used in implantable medical devices (e.g., pacemakers, neural stimulators). Provides stable low- power voltage conversion for biosensors.

3. Energy Harvesting Systems:

Converts energy from solar cells, piezoelectric, and thermoelectric sources. Efficient power management for self-sustaining electronic circuits.

4. RF and Wireless Communication Circuits:

Provides high-efficiency DC voltage for power amplifiers and RF front-end circuits.

Reduces power losses in mobile communication devices.

5. Wearable Electronics:

Powers smartwatches, fitness trackers, and e-textiles with low energy consumption.

Supports efficient voltage regulation in compact designs.

6. MEMS and Nanoelectronics:

Supplies power to microelectromechanical systems (MEMS) for sensing applications.

Ensures reliable voltage conversion in low-power nanotechnology-based devices.

7. Battery Management Systems:

Improves power efficiency in battery-operated systems (e.g., smart meters, drones). Helps in DC-DC conversion for optimizing battery performance.

8. Low-Power Display Drivers:

Provides the required voltage for LCD, OLED, and e-paper displays. Reduces power dissipation in compact electronic displays.

4.6 Advantages

1. Higher Efficiency:

- Inductors improve energy transfer efficiency compared to capacitor-based designs.
- Reduces power losses, enhancing overall circuit performance.

2. Lower Power Consumption:

Uses resonant switching techniques (ZVS/ZCS) to minimize switching losses. Ideal for battery-powered and energy-harvesting applications.

3. Reduced Voltage Drops:

- Synchronous rectification (MOSFETs instead of diodes) lowers threshold voltage losses. Provides higher output voltage with better stability.

4. Better Load Regulation:

- Adaptive biasing and feedback control ensure stable voltage output. Reduces voltage fluctuations under varying load conditions

4 Minimized Voltage Ripple:

- Dual-phase clocking and inductive energy storage improve output voltage stability.
- Beneficial for noise-sensitive applications like RF and biomedical electronics.

5 Compact and Scalable Design:

- Optimized 90nm CMOS technology allows easy integration in low-power circuits.
- Suitable for IoT, MEMS, and wearable devices.

6 Extended Battery Life:

- High power conversion efficiency leads to longer operation in portable systems. Reduces energy wastage, making it ideal for wireless and sensor networks.

7 Improved Heat Management:

- Lower switching and conduction losses result in less heat dissipation. Increases the reliability of low-power electronic systems.

4.7 Technical Feasibility

Inductor Integration: The use of high-Q inductors enhances efficiency but requires careful selection to minimize resistive losses.

- **Synchronous Rectification:** MOSFET-based rectification reduces threshold voltage drops, improving power transfer.
- **Resonant Switching (ZVS/ZCS):** Ensures lower switching losses, making the design more energy-efficient.

- **CMOS Compatibility:** Can be integrated into 0.35 μ m CMOS technology for compact and scalable implementation.

1. Economic Feasibility :

Manufacturing Cost: Inductors add complexity, but optimized layouts and bulk CMOS fabrication reduce costs.

Power Savings: Lower power consumption leads to longer battery life, reducing operational expenses.

Scalability: Suitable for mass production in IoT, medical, and RF applications, making it cost-effective.

2. Performance Feasibility :

Reduced Heat Dissipation: Lower losses improve thermal management for compact low- power devices

Higher Efficiency: Achieves better power conversion compared to traditional charge pumps.

Stable Voltage Output: Adaptive biasing improves load regulation, ensuring reliability

3. Market Feasibility :

Growing Demand: Increasing use in IoT, wearable electronics, and energy-harvesting systems.

Competitive Advantage: Enhanced performance over capacitor-based charge pumps makes it ideal for next-gen low-power applications.

The optimized inductor-based Dickson charge pump is technically viable, cost-effective, and highly efficient for low-power applications, making it a feasible solution for IoT, biomedical, and energy-efficient electronics. The Dickson charge pump schematic is feasible for implementation using a 90nm CMOS process. It meets technical, economic, and operational requirements, and it can be further optimized for performance and cost-efficiency. The circuit holds promise for integration in modern analog and mixed-signal applications.

Minimized Parasitic Inductance and Capacitance: Use compact PCB layout with short and wide traces.

Ground Plane Optimization: Provides stable voltage references and reduces EMI.

Shielding and Filtering: Reduces noise interference affecting circuit efficiency.

- **Soft-Switching Techniques**

Zero-Voltage Switching (ZVS): Reduces switching losses by ensuring MOSFETs switch at zero voltage.

Zero-Current Switching (ZCS): Minimizes power loss by turning switches on/off at zero current.

➤ **Energy Recovery Techniques**

Regenerative Energy Techniques: Reuse excess energy instead of dissipating it as heat.

Dual-Phase or Multi-Phase Topology: Improves efficiency by distributing load and reducing current ripple.

4. Mature Semiconductor Technology

Advances in CMOS and emerging semiconductor processes (e.g., GaN, SiC) allow for:

Integration of high-efficiency power MOSFETs with lower on-resistance.

Reduction of parasitic elements that typically cause losses.

Scalability to ultra-low-voltage and low-leakage designs suitable for portable electronics.

5. Passive Component Optimization

Compact, high-performance passives (inductors and capacitors) are now widely available:

High-Q inductors with low DC resistance reduce conduction losses.

Low-ESR capacitors improve voltage ripple performance.

Miniaturization of these components enhances integration in space-constrained designs like wearables and implants.

6. Modeling and Simulation Tools

Robust design and simulation environments (e.g., SPICE, MATLAB/Simulink, Cadence) allow for:

Precise modeling of power losses and transient response.

Simulation of real-world operating conditions, including load variation and noise

Pre-fabrication validation of design optimizations.

6. AI/ML for Real-Time Optimization

Embedded AI/ML algorithms are becoming lightweight and implementable on low-power microcontrollers:

Enables real-time optimization of switching frequency, duty cycle, and load handling.

Predictive adjustment improves efficiency under dynamically changing environmental and load conditions.

5. RESULT AND DISCUSSION

1. Performance Analysis

The inductor-based Dickson charge pump was evaluated for efficiency, voltage gain, and power consumption under various load conditions.

Output Voltage (V_{out}): Increased with the number of stages and inductance value.

Power Efficiency (η): Higher than conventional capacitor-based charge pumps due to reduced switching losses.

Ripple Voltage: Dependent on capacitor size and inductor properties.

2. Voltage Gain

The experimental and simulated results show that the charge pump efficiently steps up the input voltage with minimal loss. The voltage gain follows the theoretical model:

$$V_{out} = (N \cdot V_{in}) - \sum V_{loss}$$

3. Efficiency Comparison

The power efficiency was measured at different input voltages and switching frequencies. The efficiency is calculated as:

$$\eta = \frac{P_{out}}{P_{in}} \times 100$$

At **low loads**, efficiency reached 85-90%, outperforming traditional capacitor-based designs.

At **higher loads**, efficiency decreased due to resistive losses in the inductor and MOSFETs.

Active rectification (MOSFET-based) improved efficiency over diode-based designs, reducing forward voltage losses.

4. Effect of Inductor and Switching Frequency

The choice of Inductor and switching frequency played a critical role in system performance:

Higher inductance values improved charge transfer but increased response time.

Lower inductance values led to higher switching losses but improved transient response.

An optimal frequency range (500 kHz – 2 MHz) was identified, balancing efficiency and component sizing.

5. Load Regulation

At low loads, **output voltage overshoot** was observed, requiring feedback regulation.

A PWM-based control mechanism effectively stabilized the output voltage across varying loads.

Ripple voltage remained within acceptable limits ($<5\%$ of V_{out}) with appropriate capacitor selection.

6. Comparison with Conventional Charge Pumps

Compared to capacitor-only Dickson charge pumps, the inductor-based design exhibited:

Higher efficiency (by $\sim 10\text{-}15\%$) due to reduced resistive and switching loss.

Better load regulation and lower voltage drops across switches.

Lower output ripple when optimized with proper capacitor sizing.

Low Power Implications:

- **Low Voltage Swing:** The clock signals have a relatively low voltage swing (0.7V). This is a common technique for reducing power consumption in digital circuits, as power is proportional to the square of the voltage.
- **Slow Charging:** The gradual increase in V_{out} suggests a relatively slow charging rate. This can be beneficial for low-power applications where high speed is not critical. However, it might limit the pump's ability to drive high-load currents.
- **Inductor Benefit:** The use of an inductor in the Dickson charge pump is likely aimed at improving efficiency compared to traditional capacitor-based designs. Inductors can store energy more efficiently, reducing losses associated with switching.

Optimization Considerations:

- **Clock Frequency:** The clock frequency (determined by the period of the clk signal) plays a crucial role in the charging rate and power consumption. Optimizing the frequency is essential for achieving the desired performance.
- **Inductor Value:** The value of the inductor affects the charging rate and efficiency. Selecting the optimal inductor value is crucial for maximizing performance.

- **Capacitor Sizing:** The size of the capacitors in the charge pump affects the amount of charge transferred per cycle. Optimizing capacitor sizes is vital for achieving the desired output voltage and current.
- **Switch Sizing:** The size of the switches (transistors) affects the on-resistance and switching speed, impacting efficiency and performance.

Further Analysis:

- **Efficiency Measurement:** To fully evaluate the performance of the charge pump, it's essential to measure the efficiency (output power / input power). This would provide insights into the power losses in the circuit.
- **Load Current:** The plot doesn't show the load current being driven by the charge pump. Evaluating the pump's performance under different load conditions is crucial for determining its suitability for specific applications.
- **Ripple Voltage:** The output voltage (V_{out}) shows a relatively smooth rise. However, it's important to analyze the ripple voltage (fluctuations in V_{out}) to ensure it meets the application requirements.




Fig7: Transient response wave form for optimization of inductor -based Dickson charge pump for low - power application

Table2: Final values for optimization for inductor-based Dickson charge pump for low power applications

Parameters	Conventional method	Proposed method
Power value	698.8E ⁻⁹	592.8E ⁻⁹
Stages	5	5
Frequency value	decreased	increased
Dc voltage	1V	1V
Node	90nm	90nm

X-axis: Time (ns) - Represents the simulation time, showing how the signals change over a 100ns period.

Y-axis: Voltage (V) - Shows the voltage levels of different nodes in the circuit.

Signals: clk (Cyan): A clock signal, likely the primary driving signal for the charge pump. It's a square wave with a high voltage of approximately 0.8V and a low voltage of around 0.1V.

clk_n (Green): The inverted version of the clock signal (clk). It has the opposite phase of clk.

Vout (Pink): The output voltage of the charge pump. It starts at 425mV and gradually rises to approximately 475mV by the end of the simulation.



Fig8: Transient response power wave form for optimization of inductor -based Dickson charge pump for low -power application




Fig9: Ripple voltage form for optimization of inductor -based Dickson charge pump for low -power application

- **Charge Pump Operation:** The plot demonstrates the basic operation of a Dickson charge pump. The alternating clock signals(clk , clk_n) drive the capacitors and switches within the pump, transferring charge and increasing the output voltage (V_{out}).

- **Voltage Gain:** The output voltage (V_{out}) shows a gradual increase over time. This indicates the pump is charging the output capacitor, but the voltage gain is relatively small (approximately 50mV over 100n).

6. CONCLUSION

The inductor-based Dickson charge pump is a vital component for voltage boosting in low-power applications, yet optimizing its efficiency, size, and power consumption is essential to meet modern technological demands. Enhancing performance involves addressing switching, conduction, and leakage losses through techniques such as soft switching, adaptive frequencies, ZVS/ZCS, and efficient MOSFETs. For ultra-low-power applications like wearables, medical implants, and IoT sensors, minimizing power draw via optimized gate drive circuits, burst-mode operation, and dynamic voltage scaling (DVS) is critical. Transient response analysis reveals important operational characteristics, highlighting the need for optimization of parameters such as clock frequency, inductor value, and capacitor sizing. Combining charge pumps with energy harvesting systems (e.g., solar, RF, or thermoelectric sources) and hybrid storage (e.g., supercapacitors, micro-batteries) can enable self-sustaining systems, especially for remote sensing. Future innovations in circuit design, materials, and intelligent control—particularly AI and machine learning for real-time adaptive optimization—will be pivotal. Overall, a multifaceted approach to improving efficiency, power consumption, stability, and integration with emerging technologies will ensure the continued evolution of charge pumps for next-generation low-power electronics.

7.FUTURE SCOPE

- The Dickson charge pump is used to boost voltage, and using an inductor in its design can improve efficiency. However, to make it more suitable for low-power applications, further optimizations are needed. Here are some future improvements in simple terms:

1. Improving Efficiency

Reduce Energy Losses: Some energy is lost as heat. Using better materials and circuit designs can reduce these losses

Better Switching Methods: Using advanced techniques like "soft-switching" can make the circuit waste less energy when turning on and off.

Smart Frequency Adjustment: The circuit can adjust how fast it operates depending on the power need, saving energy

2. Reducing Power Consumption

Use Smarter Control Systems: Instead of always running at full power, the circuit can adjust based on need, similar to how modern devices save battery.

Lower Power Components: Choosing transistors and capacitors that consume less power can make the system more efficient.

Minimizing Leakage Current: Designing circuits that waste less electricity when idle helps improve battery life.

3. Making the Circuit Smaller

Integrating Components on a Chip: Instead of using big external parts, designing everything on a small chip can save space and improve efficiency.

Using Higher Frequencies: If the circuit operates at higher speeds, we can use smaller inductors and capacitors, reducing size.

3D Circuit Design: Stacking components in layers instead of spreading them out can make the circuit more compact.

4. Better Voltage Control & Stability

Hybrid Control Systems: Using both digital and analog control can make voltage output more stable.

Lower Voltage Drop: Some energy is lost in the circuit when boosting voltage. Using better diodes and transistors can reduce this loss.

Adapting to Different Loads: The circuit can automatically adjust to different power needs, making it more efficient.

5. Using New Technologies

Advanced Materials: New semiconductor materials like GaN (Gallium Nitride) and SiC (Silicon Carbide) can improve efficiency.

Tiny Inductors with MEMS Technology: MEMS (Micro-Electro-Mechanical Systems) allow us to create extremely small inductors, reducing circuit size.

Energy Harvesting Integration: The charge pump can work with solar power, RF energy, or body heat to power tiny IoT devices like sensor.

6. Advanced Inductor Design

High-Q inductors: Use of high-quality factor inductors to reduce energy loss.

On-chip inductors: Development of compact on-chip inductors to save space and improve integration.

Magnetic material optimization: Use of novel materials like nanocrystalline or amorphous cores for better performance.

7. Switching Efficiency

Low-loss switches: Integration of advanced CMOS or GaN-based transistors to minimize conduction and switching losses.

Adaptive switching techniques: Dynamic adjustment of switching frequency based on load demand to enhance efficiency.

8. Low Voltage Operation

Threshold voltage reduction: Techniques like body biasing or sub-threshold operation for low-voltage performance.

Startup circuitry optimization: Efficient startup techniques for energy harvesting or low-energy environments.

REFERENCES / BIBLIOGRAPHY

1. M. Alioto, Ed., Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Springer International Publishing, 2017.
2. Y. Liu, Y. Huang, X. Duan, Van der Waals integration before and beyond two-dimensional materials. *Nature* 567, 323–333 (2019).
3. H. M. Price, O. Zilberberg, T. Ozawa, I. Carusotto, and N. Goldman, *Phys. Rev. Lett.* 115, 195303 (2015).
4. Alioto, M. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems; Alioto, M., Ed.;
5. T. Tanzawa, T. Tanaka, K. Takeuchi, and H. Nakamura, “Circuit technologies for a single-1.8 V flash memory,” in *Symp. VLSI Circuits Dig. Tech. Papers*, June 1997, pp. 63–64
6. Jieh-Tsorng Wu, “MOs charge pump for low voltage operation”, *IEEE J. Solid State Circuits*, vol 33, NO.4, April 1988.
7. F. Gardner, “Charge-pump phase-locked loops”, *IEEE Trans. Comm.*, vol. 28, pp. 1849-1858, Nov. 1980.
8. J. Shin, I. Chung, Y. Park, H. Min, “A new Charge Pump Without Degradation in Threshold Voltage Due to Body Effect”, *IEEE J. Solid-State Circuits*, vol.35, no.8, pp.1227 1230, August 2000.
9. A. Waizman, “A delay line loop for frequency synthesis of de-skewed clock,” *ISSCC Digest of Technical Papers*, 1994.
10. Çilingiroğlu, U.; Tar, B.; Özmen, Ç. On-Chip Photovoltaic Energy Conversion in Bulk-CMOS for Indoor Applications. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2014, 61, 2491–2504.
11. A. Wang and A. Chandrakasan, “A 180-mV subthreshold FFT processor using a minimum energy design methodology,” *IEEE J. Solid-State Circuits*, vol. 40, no. 1, pp. 310–319, Jan. 2005.

- 12.S.-C. Luo and L.-Y. Chiou, "A sub-200-mV voltage-scalable SRAM with tolerance of access failure by self-activated bit line sensing," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 6, pp. 440–445, Jun. 2010.
- 13.G. Bassi L.Colalongo, A.Richelli , and Z. M. Kovacs-Vajna, "100 mV 1.2 V fully- integrated DC– DC converters for thermal energy harvesting," *IET Power Electron.*, vol. 6, no. 6, pp. 1151–1156, Jul. 2013.
- 14.P.Malcovati,F.Maloberti, C. Fiocchi, and M.Pruzzi,"Curvature compensated BiCMOSbandgapwith1-Vsupplyvoltage," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1076–1081, Jul. 2001.
- 15.J. Doyle, Y. J. Lee, Y.-B. Kim, H. Wilsch, and F. Lombardi, "A CMOS subbandgap reference circuit with 1-V power supply voltage," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 252–255, Jan. 2004.
- 16.V. Ivanov, R. Brederlow, and J. Gerber, "An ultra low power bandgap operational at supply from 0.75," *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1515–1523, Jul. 2012.
- 17.Y. Yang, D. M. Binkley, L. Li, C. Gu, and C. Li, "All-CMOS Subbandgap reference circuit operating at low supply voltage," in *Proc. IEEE ISCAS*, 2011, pp. 893–896.
- 18.G.Giustolisi, G. Palumbo, M. Criscione, and F. Cutrl, "A low-voltage low-power voltage reference based on subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 151–154, Jan. 2003. [9] P. Kinget, C. Vezyrtzis , E. Chiang, B. Hung, and T. L. Li, "Voltage references for ultra-low supply voltages," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2008, pp. 715–720.
- 19.L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, "A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 465–474, Feb. 2011

20. Pan, F., Samaddar, T.: Charge Pump Circuit Design. McGraw-Hill Education, Electronic > Engineering (2006)
21. Dickson, J.F.: On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. *IEEE J. Solid-State Circuits* **3**(11), 374–378 (1976) [13] Wu, J.T., Chang, L.K.: MOS charge pump for low voltage operation. *IEEE a. J. Solid.*
22. VDC/DC boost converter for power harvesting applications. *IEEE Trans. Power Electron.* **24**(6), 1541–1546 (2009)
23. Peng, F., Yunlong, L., Nanjian, W.: A high-efficiency charge pump circuit for low power applications. *J. Semicond.* **1**(31), 015009 (2010)
24. Palumbo, G., Pappalardo, D.: Charge pump circuits: an overview of design strategies and topologies. *IEEE Circuits Syst. Mag.* **10**(1), 31–45 (2010)
25. Ong, A.K., Prodanov, V.I., Tarsia, M.: Bell Laboratories: a method for reducing the variation in “On” resistance of a MOS sampling switch. In: *ISCAS 2000—IEEE International Symposium on Circuits and Systems*, Geneva, Switzerland, pp. 28–31 (2000)
26. Muramatsu, M., Koizumi, H.: An experimental result using RF energy harvesting circuit with Dickson charge pump. *IEEE Conference on ICSET*, Kandy, Sri Lanka (2010)
27. Zucchelli, Massimiliano, Colalongo, Luigi, Richelli, Anna: Dickson charge pump using integrated inductors in complementary metal-oxide semiconductor technology. *IET Power Electron.* **9**(3), 553–558 (2016)
28. Jayaweeraa, H.M.P.C., Muhtarog˘lua, A.: Design optimization of a fully integrated charge- pump with LC tank oscillator for ultra-low voltage energy harvesting. *Microelectron. J.* **59**, 33–39 (2017)

- 29.** Saif, M.B., Xu, Y., Hofmann. K.: Comparison of charge pump and boost circuit for high voltage and low power voltage conversions. In: 58th International Symposium ELMAR- 2016, Zadar, Croatia (2016)
- 30.** Richelli, A., Comensoli, S., Kovács, Z.M.: A DC/DC boosting technique and power management for ultralow-voltage energy harvesting applications. IEEE Trans. Ind Electron.**59**(6),2701-2707(2012)